

APPLICATION NOTE

**Improved Picture Quality
Module MK6-V1 V1.0**

AN96144

Abstract

This document describes the hardware content, the signal processing and the software control of the 100 Hz scan converter module MK6. The module can be implemented into different TV signal processing architectures. This means, it can be adapted to different colour decoder and deflection processor concepts.

The main signal processing features of the module are, 100 Hz scan conversion with median filter based line-flicker reduction, noise reduction, cross colour reduction and vertical zoom. These features are provided by the SAA 4990 (PROZONIC). Also a horizontal aspect ratio conversion can be performed, either by the optional IC SAA 4995 (PANIC), or by an appropriate frequency ratio of the memory writing to the reading frequency, if the IC SAA 4995 should not be used.

The memory controller SAA 4952 is applied to generate the necessary clock and control signals for the memories and the signal processing ICs. This module is also equipped with a slave microcontroller which provides an easy to handle external I²C interface for external (user) control and controls internally the above mentioned signal processing ICs on the module via the SNERT-bus interface.

The module is controlled externally via I²C bus commands. The structure of the I²C bus commands is described in detail in this document.

© Philips Electronics N.V. 1997

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

APPLICATION NOTE

**Improved Picture Quality
Module MK6-V1 V1.0**

AN96144

Authors:

**P. Kelting, N. Lahann, B. Laue
Systems Laboratory Hamburg,
Germany**

Keywords

IPQ
ECO4
PANIC
PROZONIC
VEDA
HORIZONTAL ZOOM
VERTICAL ZOOM
LFR
MOVIE PHASE DETECTION

Date: 17 February 1997

Summary

The IPQ-Module is a scan converter with analog baseband inputs and outputs Y,-(R-Y) and -(B-Y). It supports the following display modes:

- 50/60 Hz to 100/120 Hz conversion with line flicker reduction LFR (AA*B*B) or a simple field repetition (AABB)
- Frame repetition mode for movie sources
- Progressive Scan 50 Hz/1250 lines or 60Hz/1050 lines, interlaced
- Multi-PIP support
- Horizontal zoom (10%, 12.5%, 33%, 50% or 100%)
- Horizontal compression linear and nonlinear with 33%
- Advanced still picture (AA*AA*)
- Vertical zoom (10%, 12.7%, 33%, 50% or 100%)

Additionally the following main features are supported:

- Digital CTI (colour transient improvement)
- Luminance peaking function
- Adaptive noise and cross-colour reduction with different reduction levels
- Black side panels
- Screen fade
- Adaptive LFR control for movie sources

CONTENTS

1. Introduction	7
1.1 Definitions, Acronyms and Abbreviations.	7
1.2 References	7
2. Hardware description	8
3. Signal path of the SAA 4990 PROZONIC.	13
4. General software description.	14
4.1 Main functional flow chart.	14
5. I²C-bus interface.	16
5.1 Definition of the interface	16
5.2 Sending data to the IPQ μ C	16
5.2.1 I ² C transmission protocol	16
5.2.2 Acknowledgement of bytes	30
5.3 Receiving status information from the IPQ μ C	31
5.3.1 I ² C transmission protocol	31
5.3.2 Contents of status byte	31
5.4 Timing aspects	32
6. Functional description	33
6.1 Field memory control modes	33
6.1.1 LFR mode	33
6.1.2 AABB mode	33
6.1.3 Movie mode	34
6.1.4 Phase adaptation for the movie processing.	34
6.1.5 Automatic movie mode detection	34
6.1.6 Automatic LFR phase adoption	35
6.1.7 Multi-PIP	35
6.1.8 Still picture	35
6.1.9 Vertical Zoom Function	36
6.1.10 Generator mode	36
6.1.11 Satellite mode	36
6.1.12 Progressive Scan Mode.	37
6.2 Secondary control commands	37
6.2.1 General	37
6.2.2 Frequency selection (only on modules without SAA 4995, PANIC).	37
6.2.3 PANIC control (only relevant if the SAA 4995 is implemented).	38
6.2.4 Acquisition field frequency	39
6.2.5 Initialization command	39
6.2.6 Noise reduction	39
6.2.7 Split screen function.	40
6.2.8 Screen fade function	40
6.2.9 μ C port control	40
6.2.10 Prozonic control byte HOR_DELAYS.	40
6.2.11 HWE2 control	41
6.2.12 VD control.	41
6.2.13 HDDEL control	41

6.2.14	HDMSB control	41
6.2.15	VDMSB control	41
6.2.16	HD control	41
6.2.17	HWE1 coarse delay	41
6.2.18	HWE1 fine delay function	42
6.2.19	HWE1 fine delay via HAMSBDDEL (clock accuracy).	42
6.2.20	HWE1 delay step width	42
6.2.21	VWE1 delay function	42
6.2.22	Field blanking function	42
6.2.23	NPIP_4x4	43
6.2.24	P23 (FILL)	43
6.2.25	P27 (PLLMID)	43
6.2.26	Taste register (LIMERIC, SAA 4945)	43
6.2.27	Status register (LIMERIC)	43
6.2.28	WVAL, wanted value (LIMERIC)	43
6.2.29	NOISE EST. setting register (LIMERIC)	44
7.	SNERT and Parallel interface	44
7.1	SNERT interface	44
7.1.1	PANIC data transmission/reception	44
7.1.2	PROZONIC data transmission	44
7.2	Parallel interface	44
8.	Function control of VEDA (SAA 7165)	44
8.0.1	Y,U,V input data format	45
8.0.2	Peaking	45
8.0.3	CTI	46
9.	Interface Signals IPQ Module	47
10.	Mechanical Outlines	49
11.	Alignment	49
12.	Useful hints	50
13.	IPQ Module MK4 V3 circuit diagrams	51
14.	Modified circuit parts for the IPQ application without Panoramic IC	60
15.	Assembly Plan	62
16.	Material list	63
17.	Index	75

1. Introduction


1.1 Definitions, Acronyms and Abbreviations

IPQ μ C	Improved Picture Quality slave microcontroller
HEX	Hexadecimal program file
ECO4	Economy Controller IC 4
SNERT	Synchronous No parity Eight bit Reception and Transmission
PANIC	Panorama IC
PRO-ZONIC	Progressive Scan Zoom and Noise Reduction IC
VEDA	Video Enhancement Digital to Analog Converter
VDFL	Vertical deflection pulse
HDFL	Horizontal deflection pulse
FRS	Functional Requirement Spec

1.2 References

- [1] SCP Philips Semiconductors Software Creation Process, Wilko van Asseldonk, Marc De Smet, 9.4.96, V1.0
- [2] The IIC-bus and how to use it, 12 NC-No.: 9398 393 40011
- [3] SNERT bus specification see application note AN95127
- [4] S87C654 (μ C) data sheet, Philips Semiconductors
- [5] TDA 8755 (ADC) data sheet, Philips Semiconductors
- [6] SAA 4952 (ECO4) data sheet, Philips Semiconductors
- [7] SAA 7165 (VEDA) data sheet, Philips Semiconductors
- [8] SAA 4995 (PANIC) data sheet, Philips Semiconductors
- [9] SAA 4990 (PROZONIC) data sheet, Philips Semiconductors
- [10] TMS 4C2970 (field memory) data sheet, Texas Instruments
- [11] TDA 9151, TDA 9152 (Deflection processor) data sheet, Philips Semiconductors
- [12] Data Handbook, Fast TTL Logic Series, IC 15, Philips Semiconductors
- [13] Data Handbook, High-speed CMOS logic family, IC 6, Philips Semiconductors

2. Hardware description



File: BLOCKD_1.WMF / 97-01-06 Ke.

Fig.1 Blockdiagram of the IPQ Module with PANIC

The MK6V1 module is prepared to support different system configurations. In any case two field memories are implemented. The information is written into memory 1 [9] and read twice. At the output of memory 1 the field frequency is doubled to 100 / 120 Hz. The data is fed via the progressive scan, zoom and noise reduction IC PROZONIC [9] to the video enhancement and DA converter VEDA [7]. The VEDA IC performs an upconversion of the data rate from 4:1:1 (or 4:2:2) to 4:4:4 before the DA conversion is done. Furthermore a digital colour transient improvement, a luminance peaking and a coring function can be activated via I²C bus by the user.

For a simple field repetition mode the data can be reconverted to analog output signals without additional processing in front of the SAA 7165. If the line flicker reduction (LFR), progressive scan or zoom feature is active the information is written into field memory 2 [9]. This memory works as a 50 / 60 Hz field delay. By the help of this second field memory PROZONIC is able to process information of a whole frame, e.g. PROZONIC

- calculates the median filtered fields A^* and B^* in the sequence AA^*B^*B for field rate upconversion with LFR,
- calculates the median filtered lines odd and even for progressive scan conversion and
- averages between incoming and previous fields for the adaptive noise and cross-colour reduction obtained by a recursive filter in the 2 fh domain.
- interpolates lines for the vertical zoom function or progressive scan.

If a scan converter is used along with an analog colour decoder frontend an AD-Converter is necessary to convert the three baseband input signals Y, -(R-Y) and -(B-Y). Those signals are preamplified and low pass filtered

to avoid antialiasing effects. The 8 bit triple AD-Converter TDA8755 [5] has an integrated clamping function. The data formatter required after AD conversion is also an integrated part of the converter. The digital data output bus is 12 bits wide, 8 bit for luminance and 4 bit for the serial chrominance output data format (bandwidth ratio Y:U:V = 4:1:1).

The SAA 4995 (PANorama IC) is an add-on device to be used between AD-Converter and the first field memory. It performs:

- a) a linear horizontal sample rate conversion with the capability to zoom and compress the picture with a conversion rate between 0.5 and 2,
- b) a dynamic sample rate conversion for a panorama display of e.g. 4:3 picture material on a 16:9 display without side panels.

In panorama mode the sample rate conversion factor is modulated along the video line. For the panorama function the picture is compressed in horizontal direction in the middle of the screen and zoomed at the sides. It is also possible to program the inverted function. The PANIC has to be supplied with 16 MHz and also the double frequency of 32 MHz which is used for the sample rate conversion filter. The field memory 1 is supplied with a writing clock of 32 MHz. The WEout of PANIC determines when a pixel shall be written. In a normal mode without compression or zoom the logical status of the WE signal will change from clock to clock. If a zoom factor of two is active the WE signal will remain in the logical high status for the whole active line.


The acquisition PLL generates the 32 MHz writing clock. The display PLL which is intended to have a large time constant and a small tracking range (+/- 6 %) is generating the 32 MHz display clock. A double clock system has advantages if an unstable source like a VCR is connected to a 100 Hz converter.

All control signals to run the module and reference signals for the PLLs are generated by the SAA 4952 [6]. The memory controller itself is controlled by a microcontroller S87C654 or S87C652 via an 8 bit parallel interface [4]. Every vertical blanking period of the display is used to transmit the desired register settings to the SAA4952 dependent on the chosen mode of the module. Additionally the microcontroller communicates via a three wire SNERT bus interface [3] with the PANIC and PROZONIC.

Besides the 100 Hz / 120 Hz conversion it is also possible to run a progressive scan mode. In this case the reading of the memories is changed to 50 / 60 Hz field frequency. The inserted lines are generated by median processing in the PROZONIC IC. Also this conversion mode can be combined with the vertical zoom function and in contrast to the 100 Hz mode it is also possible to realize a vertical compression.

The synchronization of the module is obtained by providing a vertical synchronization signal 50 / 60 Hz and a horizontal synchronization signal 15.625 / 15.750 kHz. The latter can e.g. consist of clamping pulses or line blanking pulses. The software can adapt the internal field recognition in the memory controller to any synchronization pulse (H to V) timing condition.


The various modes of the IPQ module are activated via a simple IIC-Interface [2] of the microcontroller on the board.



File: BLOCKD_2.WMF / 97-01-06 Ke.

Fig.2 Blockdiagram of the IPQ Module containing PANIC and an additional display PLL to drive the Deflection Processor TDA9151.


The IPQ application of Figure 2 assumes that a TDA 9151 is used as Deflection Processor. This device needs a 27MHz linelocked clock signal. Compared to the system explained before an additional 27 MHz PLL has to be implemented. The 32 MHz display PLL is locked to the horizontal deflection pulse HDFS from the memory controller. The 27 MHz deflection PLL is coupled to the externally provided Href signal. The tracking range and the bandwidth of this PLL has been restricted to ensure a good jitter (high frequent time base distortions) suppression. Thus a stable linelocked clock signal generation is given even at Href signals with a poor time base stability. The 32 MHz display PLL is coupled to the horizontal deflection pulse HDFS. Its tracking range and bandwidth is larger compared with the deflection PLL to achieve a fast and perfect synchronization between the deflection and the display data read from the memories.



File: BLOCKD_3.WMF / 97-01-06 Ke.

Fig.3 Blockdiagram of the IPQ Module without PANIC, containing a additional Display PLL to drive the Deflection Processor TDA9151.

The IPQ application in figure 3 does not include the SAA 4995 (PANIC). The different horizontal zoom and compression ratios are realized by the combinations of writing to reading frequency of the memories. The acquisition PLL can generate the following frequencies: (12), 13.5, 16 and 18 MHz. This PLL uses a VCO whose frequency is switched to the desired frequency. As display frequencies 27, 32 and 36 MHz are supported. The PLL2 is not switched. It is able to generate 32 MHz as well as 36 MHz.



File: BLOCKD_4.WMF /97-01-06 Ke.

Fig.4 Block diagram of the IPQ Module for direct signal supply from a digital Multi-Standard Decoder and Sync. Processor IC.

The block diagram above shows the IPQ module implemented in a system with a digital colour decoder. In this case a clock signal provided by the digital decoder is used as acquisition clock. The memory controller is supplied with a horizontal reference pulse used to reset the H-counters in the SAA 4952. The digital data bus can directly be connected to the PANIC or to the first field memory if the PANIC is not implemented . If the deflection processor TDA 9151 is used, the display PLL 2 is necessary. This additional PLL can be left out when the TDA 9152 is used instead of TDA 9151.

If the user does not want to use the benefits of a double clock system, it is also possible to supply the whole system with a clock of 27 or 32 MHz. In this case no external PLL circuits are required. The controlling of the SAA 4952 can be adapted to this configuration by a special software.

3. Signal path of the SAA 4990 PROZONIC




Fig.5 Main signal paths of PROZONIC

The block diagram of figure 5 shows the main signal paths of PROZONIC. The first processing block, directly connected to the field memories, is the noise reduction. The reading of the memories has to be adapted to the demands of the noise reduction timing in order to ensure that the same pairs of adjacent lines of a frame can be processed every 100 Hz field. If necessary also the signal data from one of the memories can be delayed by one line (Im_{nr}), thus the adjacent lines out of two fields are supplied into the following median filter block. The line memory Im_{lfr} is needed as a line delay for the median filter, which filters two adjacent lines from one field and the line in between from the other field. The settings of the multiplexers are defined by the software control. These settings are dependent on the selected field control mode and the field to be processed. The last processing part is the zoom block. The mixer can mix information from two lines with weighting factors. The input lines can contain median filtered and original unfiltered information.

4. General software description

The specification describes the functional requirements of an IPQ S87C654/P83C654FBA slave microcontroller software [1]. The slave IPQ μC is used as an interpreter between a main (master) μC and the ICs ECO4 (SAA4952), PANIC (SAA 4995) and PROZONIC (SAA 4990).

The IPQ μC reads up to 26 register bytes via the I²C bus from the master μC and sends itself 1 status byte whenever addressed with R/W = 1. The I²C register bytes are written into the μC s RAM.

After the evaluation of data and following VDFL the IPQ μC sends data to ECO4 on port P0 (parallel), to PANIC and PROZONIC via the SNERT interface running in mode 0.

The VEDA is controlled directly by I²C-bus commands.

4.1 Main functional flow chart

After power-on reset the μ -controller performs an initialization. Romtable values are copied into RAM, control mode flags/variables are set/cleared. The VDFL interrupt has the highest priority. After initialization the main program waits for an occurring interrupt. During the initialization phase (after power on reset) the first VDFL interrupt is initiated by software.

After a VDFL interrupt has occurred on the μC port pin INT0N, the field number is read by the IPQ μC from the SAA 4952. Then the data transmission to PANIC, ECO4 and PROZONIC is performed. If the internal MPIP is used in an IPQ concept without PANIC (SAA 4995) the μ -controller is interrupted by the vertical acquisition synchronization pulse VACQ at INT1N instead of VDFL. This changed interrupt is also used in the generator mode. The field length of the display is constant and independent from the source if this option is active.

I²C input registers received during slave receiver operation are read and evaluated according to the given priorities listed below. The INIT bit in REG1 has the highest priority. If this bit is set, an initialization of ECO4/PANIC/PROZONIC with default values out of the μC s ROM table is done immediately. After VDFL interrupt handling, I²C interrupts can be serviced.

The I²C bus interrupt routine handles the reception of the register bytes from the master μC as well as the transmission of the status byte.

The following flow chart shows the priority structure of the field control modes. The generator mode has the highest priority, followed by Multi PIP, Progressive Scan Mode and Sat Mode. The next levels in priority are the Auto-Movie Processing, the LFR Mode and on the lowest level the field repetition mode. The field control modes are described in detail in chapter 6.




Fig.6 Software flow chart showing the priority structure of the field control modes

5. I²C-bus interface

5.1 Definition of the interface

The interface of the IPQ μ C is realized with a hardware I²C bus [2].

The slave address of the IPQ μ C is 68h:

Slave address = 0 1 1 0 1 0 0 R/W

The IPQ μ C can either act as a slave receiver or a slave transmitter. In the slave receiver mode the IPQ μ C reads I²C register data bytes from the main controller which then acts as a master transmitter. In the slave transmitter mode the IPQ μ C sends status information to the main μ C which works as a master receiver reading the byte information.

5.2 Sending data to the IPQ μ C

5.2.1 I²C transmission protocol

The transmission protocol has the following format:

Start	Slave address	Ack	REG1	Ack	Ack	REG26	Ack	Stop
-------	---------------	-----	------	-----	------	-----	-------	-----	------

After having addressed the IPQ μ C with its slave address the master μ C transmits up to 26 register bytes over the I²C bus.

The control of some functions is different dependent on the fact whether the SAA 4995 (PANIC) is part of the system or not. Therefore this case the relevant I²C registers are listed twice, with PANIC and without PANIC.

I²C register data format

TABLE 1 I²C-Register REG1 (without PANIC)

Bit	Name	Function		
0	FSA0	frequency select acquisition bit 0		
1	FSA1	frequency select acquisition bit 1		
		FSA1	FSA0	acquisition frequency
		0	0	12 MHz
		0	1	13.5 MHz
		1	0	16 MHz
		1	1	18 MHz
2	FSD0	frequency select display bit 0		
3	FSD1	frequency select display bit 1		

TABLE 1 I²C-Register REG1 (**without PANIC**)

Bit	Name	Function		
		FSD1	FSD0	display frequency
		0	X	27 MHz
		1	0	32 MHz
		1	1	36 MHz
4	AFF	acquisition field frequency (50/60 Hz): 0 = 50 Hz, 1 = 60 Hz		
5	PP0	picture position bit 0		
6	PP1	picture position bit 1		
		PP0	PP1	picture position
		0	0	centre
		0	1	max. left
		1	0	max. right
7	INIT	initialize ECO4 and PROZONIC 0 = off, 1 = on		

TABLE 2 I²C-Register REG1 (**with PANIC**)

Bit	Name	Function		
0		reserved		
1		reserved		
2		reserved		
3		reserved		
4	AFF	acquisition field frequency (50/60 Hz): 0 = 50 Hz, 1 = 60 Hz		
5	PP0	picture position bit 0		
6	PP1	picture position bit 1		
		PP0	PP1	picture position
		0	0	centre
		0	1	max. left
		1	0	max. right
7	INIT	initialize ECO4, PANIC and PROZONIC: 0 = off, 1 = on		

TABLE 3 I²C-Register REG2 Field Control

Bit	Name	Function
0	LFR	line flicker reduction mode: 0 = off (AABB mode) 1 = on (AA*B*B, ABAB raster)
1		reserved
2		reserved
3		reserved
4	MOVIE	Forced Movie Mode (AUTO_MOVIE = 0) 0: normal mode 1: ABAB or BCBC mode (dependent on PHASE)
5	PHASE	Phase relation for movie mode 0: ABAB 1: BCBC (180° phase shift)
6	AUTO_MOVIE	0: normal mode 1: automatic movie detection active. In case a movie is detected a movie processing with the correct phase correlation to the source is performed
7	STP	still picture mode: 0 = off, 1 = on (one field if started from AABB, frame information AA*AA* if started from LFR or original ABAB in the movie mode)

TABLE 4 I²C-Register REG3 (Vertical Zoom, Field Control)

Bit	Name	Function																																																																																					
0	VZOOM_0	Vertical zoom bit 0																																																																																					
1	VZOOM_1	Vertical zoom bit 1																																																																																					
2	VZOOM_2	Vertical zoom bit 2																																																																																					
3	VZOOM_3	Vertical zoom bit 3																																																																																					
4		reserved																																																																																					
		<table border="1"> <thead> <tr> <th>V 3</th> <th>V 2</th> <th>V 1</th> <th>V 0</th> <th>Conversion factor</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1.1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>reserved</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1.25</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>reserved</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1.33</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>reserved</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1.5</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>reserved</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>2.0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>reserved</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>reserved</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>reserved</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>reserved</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>reserved</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>reserved</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>reserved</td></tr> </tbody> </table>	V 3	V 2	V 1	V 0	Conversion factor	0	0	0	0	1.1	0	0	0	1	reserved	0	0	1	0	1.25	0	0	1	1	reserved	0	1	0	0	1.33	0	1	0	1	reserved	0	1	1	0	1.5	0	1	1	1	reserved	1	0	0	0	2.0	1	0	0	1	reserved	1	0	1	0	reserved	1	0	1	1	reserved	1	1	0	0	reserved	1	1	0	1	reserved	1	1	1	0	reserved	1	1	1	1	reserved
V 3	V 2	V 1	V 0	Conversion factor																																																																																			
0	0	0	0	1.1																																																																																			
0	0	0	1	reserved																																																																																			
0	0	1	0	1.25																																																																																			
0	0	1	1	reserved																																																																																			
0	1	0	0	1.33																																																																																			
0	1	0	1	reserved																																																																																			
0	1	1	0	1.5																																																																																			
0	1	1	1	reserved																																																																																			
1	0	0	0	2.0																																																																																			
1	0	0	1	reserved																																																																																			
1	0	1	0	reserved																																																																																			
1	0	1	1	reserved																																																																																			
1	1	0	0	reserved																																																																																			
1	1	0	1	reserved																																																																																			
1	1	1	0	reserved																																																																																			
1	1	1	1	reserved																																																																																			
5	GENERATOR_MODE	0: normal mode 1: generator mode (display field length constant: 312.5 lines/field)																																																																																					
6	SAT_MODE	0: Satellite mode off (LFR, AABB or MOVIE mode active) 1: Satellite mode on (A*A*B*B*, AABB raster)																																																																																					
7	VZOOM	0: Vertical zoom not active 1: Vertical zoom mode																																																																																					

TABLE 5 I²C-Register REG4 Internal MPIP Control (without PANIC)

Bit	Name	Function
0	POS0	PIP position bit 0
1	POS1	PIP position bit 1
2	POS2	PIP position bit 2
3	POS3	PIP position bit 3
4	FRP	PIP status, 0 = live picture at current PIP, 1 = freeze current PIP
5	NPIP	number of PIPs: 0= 3x3, 1 = <u>4x4</u>
6	MPIP	Multi-PIP: 0 = off, 1 = on
7	SPIP	NTSC PIP: 0 = 50 Hz PIP, 1 =60 Hz PIP (vertically reduced PIP window)

TABLE 6 I²C-Register REG4 External MPIP Control (with PANIC)

Bit	Name	Function
0	POS0	PIP position bit 0
1	POS1	PIP position bit 1
2	POS2	PIP position bit 2
3	POS3	PIP position bit 3
4	FRP	PIP status, 0 = live picture at current PIP, 1 = freeze current PIP
5	NPIP	number of PIPs: 0= 3x3, 1 = <u>4x3</u>
6	MPIP	Multi-PIP: 0 = off, 1 = on
7	SPIP	NTSC PIP: 0 = 50 Hz PIP, 1 =60 Hz PIP (vertically reduced PIP window)

TABLE 7 I²C-Register REG5

Bit	Name	Function		
0	NR0	noise reduction bit 0		
1	NR1	noise reduction bit 1		
		NR0	NR1	noise reduction
		0	0	off
		0	1	low
		1	0	middle
		1	1	high
2	SPS0	split screen bit 0		
3	SPS1	split screen bit 1		
		SPS1	SPS0	split screen
		0	X	off
		1	0	horizontal
		1	1	vertical
4	SCF0	screen fade bit 0		
5	SCF1	screen fade bit 1		
		SCF1	SCF1	screen fade
		0	X	off
		1	0	fade in
		1	1	fade out
6	ENA_LFR_PHASE	0: fixed mode 1: adaptive control of LFR phase for movie sources		
7		reserved		

TABLE 8 I²C-Register REG6

Bit	Name	Function
0	SET_HOR_DEL	0 = normal mode, predefined settings for PROZONIC HOR_DELAYS 1 = HOR_DELAYS value taken from IIC-Reg.12 direct PROZONIC access
1	SET_HWE2	0 = normal mode 1 = take hwe2sta/sto settings from REGs 13,14
2	SET_VWE2	0 = normal mode 1 = take vwe2sta/sto settings from REGs 15,16
3	SET_HDDEL	0 = normal mode 1 = take hddel setting from REG 17
4	SET_HDMSB	0 = normal mode 1 = take hdmsb setting from REG 18
5	SET_VDMSB	0 = normal mode 1 = take vdmsb setting from REGs 19
6	SET_HD	0 = normal mode 1 = take hdsta/sto settings from REGs 20, 21
7	SET_HWE1_Main-Delay	0 = normal mode 1 = HWE1 main delay via REG 22

TABLE 9 I²C-Register REG7: HWE1 Fine Delay

Bit	Name	Function
0	HWE1F0	HWE1 fine delay offset to default, bit 0
1	HWE1F1	HWE1 fine delay offset to default, bit 1
2	HWE1F2	HWE1 fine delay offset to default, bit 2
3	HWE1F3	HWE1 fine delay offset to default, bit 3

TABLE 9 I²C-Register REG7: HWE1 Fine Delay

Bit	Name	Function
		3 2 1 0 fine delay
		0 0 0 0 HWE1 default -8 (16) steps (1 step = 4 clocks)
	
		0 1 1 1 HWE1 default -1 (2) steps
		1 0 0 0 HWE1 default setting
		1 0 0 1 HWE1 default +1 (2) steps
	
		1 1 1 1 HWE1 default +7 (14) steps
4	ECO4 HAMSBDDEL Bit 2	HWE1 delay with one clock accuracy (LSB)
5	ECO4 HAMSBDDEL Bit 3	HWE1 delay with one clock accuracy (MSB)
6	SET_ HAMSBDDEL	0: default 1: enable HAMSBDDEL bits 2, 3
7	HWE1_DEL_ STEP_WIDTH	0 = normal HWE1 main delay (2 clocks per step) 1 = main delay works in steps of two (4 clocks per step)

TABLE 10 I²C-Register REG8: Vertical Shift

Bit	Name	Function
0	VWE1D0	VWE1 delay bit 0
1	VWE1D0	VWE1 delay bit 1
2	VWE1D0	VWE1 delay bit 2
3	VWE1D0	VWE1 delay bit 3
4	VWE1D0	VWE1 delay bit 4
5	VWE1D0	VWE1 delay bit 5
6	VWE1D0	VWE1 delay bit 6
7	VWE1X	0 = off, normal mode 1 = on, vertical writing window upwards shiftable by VWE1D0..D6

TABLE 11 I²C-Register REG9: Test Register, Blank Fields (without PANIC)

Bit	Name	Function
0	BLANK_F0	Blank field 0 (test option)
1	BLANK_F1	Blank field 1 (test option)
2	BLANK_F2	Blank field 2 (test option)
3	BLANK_F3	Blank field 3 (test option)
4		reserved
5		reserved
6		reserved
7		reserved

TABLE 12 I²C-Register REG9: Test Register, Blank Fields (with PANIC)

Bit	Name	Function
0	BLANK_F0	Blank field 0 (test option)
1	BLANK_F1	Blank field 1 (test option)
2	BLANK_F2	Blank field 2 (test option)
3	BLANK_F3	Blank field 3 (test option)
4	PANIC_0	PANIC control bit 0
5	PANIC_1	PANIC control bit 1
6	PANIC_2	PANIC control bit 2
7	PANIC_3	PANIC control bit 3

TABLE 12 I²C-Register REG9: Test Register, Blank Fields (with PANIC)

Bit	Name	Function				
		P3	P2	P1	P0	mode
		0	0	0	0	normal mode
		0	0	0	1	hor. zoom factor 1.1
		0	0	1	0	hor. zoom factor 1.25
		0	0	1	1	hor. zoom factor 1.33
		0	1	0	0	hor. zoom factor 1.5
		0	1	0	1	hor. zoom factor 2.0
		0	1	1	0	reserved
		0	1	1	1	reserved
		1	0	0	0	hor. lin. compression factor 1.33
		1	0	0	1	Panorama mode (demo mode, extreme non-linearity)
		1	0	1	0	Panorama mode (applicable mode)
		1	0	1	1	reserved
		1	1	0	0	reserved
		1	1	0	1	reserved
		1	1	1	0	reserved
		1	1	1	1	reserved

TABLE 13 I²C-Register REG10 (without PANIC) Port Control

Bit	Name	Function
0		reserved
1		reserved
2		reserved
3	P13	0: clear port bit P1.3 1: set port bit P1.3
4	P15	0: clear port bit P1.5 1: set port bit P1.5
5	P34	0: clear port bit P3.4 1: set port bit P3.4
6	P35	0: clear port bit P3.5 1: set port bit P3.5
7		reserved

TABLE 14 I²C-Register REG10 (with PANIC) Port Control

Bit	Name	Function
0	NPIP_4x4	0: no 4x4 PIP, take control bit NPIP 1: 4x4 PIP (with external MPIP):
1		reserved
2		reserved
3	P13	0: clear port bit P1.3 1: set port bit P1.3
4	P15	0: clear port bit P1.5 1: set port bit P1.5
5	P34	0: clear port bit P3.4 1: set port bit P3.4
6	P35	0: clear port bit P3.5 1: set port bit P3.5
7	PSC	0: 100/120 Hz, field rate upconversion 1: progressive scan (de-interlacing); 50/60 Hz, 2 fh

TABLE 15 I²C-Register REG11, Port Control

Bit	Name	Function
0		reserved
1	P21	0 clear port bit P2.1 1: set port bit P2.1
2	P22 (TGSCN)	0 clear port bit P2.2 (fast time constant for "Golden Scart Application") 1: set port bit P2.2 (<u>default</u>)
3	P23 (FILL)	0 clear port bit P2.3 1: set port bit P2.3
4	P24	0 clear port bit P2.4 1: set port bit P2.4
5		reserved
6		reserved
7	P27 (PLLMID)	0 clear port bit P2.7 1: set port bit P2.7, in combination with the generator mode

TABLE 16 I²C-Register REG12, HOR_DELAYS

Bit	Name	Function
0...7	HOR_DELAYS	direct PROZONIC register HOR_DELAYS access

TABLE 17 I²C-Register REG13, HWE2STA

Bit	Name	Function
0...7	HWE2STA	direct ECO4 control register access, start value of HWE2 signal

TABLE 18 I²C-Register REG14, HWE2STO

Bit	Name	Function
0...7	HWE2STO	direct ECO4 control register access, stop value of HWE2 signal

TABLE 19 I²C-Register REG15, VDSTA

Bit	Name	Function
0...7	VDSTA	direct ECO4 control register access, start value of VD signal, vertical blanking for DAC via ECO4 signal HVCD

TABLE 20 I²C-Register REG16, VDSTO

Bit	Name	Function
0...7	VDSTO	direct ECO4 control register access, stop value of VD signal

TABLE 21 I²C-Register REG17, HDDEL

Bit	Name	Function
0...7	HDDEL	direct ECO4 control register access, fine delay of the hor. display signals

TABLE 22 I²C-Register REG18, HDMSB

Bit	Name	Function
0...7	HDMSB	direct ECO4 control register access, MSBs of hor. display signals

TABLE 23 I²C-Register REG19, VDMSB

Bit	Name	Function
0...7	VDMSB	direct ECO4 control register access, MSBs of vert. display signals

TABLE 24 I²C-Register REG20, HD_START

Bit	Name	Function
0...7	HD_START	direct ECO4 control register access, start value of HD signal

TABLE 25 I²C-Register REG21, HD_STOP

Bit	Name	Function
0...7	HD_STOP	direct ECO4 control register access, stop value of HD signal

TABLE 26 I²C-Register REG22, HWE1_MAIN_DELAY

Bit	Name	Function
0...7	HWE1-MAIN-DELAY	Coarse shift of HWE1 (in MPIP mode: useful range from 35hex to 6A hex)

TABLE 27 I²C-Register REG23, (LIMERIC)

Bit	Name	Function
0...7	TASTE	direct LIMERIC register access, SNERT address F3hex

TABLE 28 I²C-Register REG24, (LIMERIC)

Bit	Name	Function
0...7	STATUS	direct LIMERIC register access, SNERT address F4hex

TABLE 29 I²C-Register REG25 WANTED VALUE WVAL, (LIMERIC)

Bit	Name	Function
0...7	WVAL	direct LIMERIC register access, SNERT address F5 hex

TABLE 30 I²C-Register REG26, NOISE ESTIMATOR SETUP (LIMERIC)

Bit	Name	Function
0...7	NOISE EST.	direct LIMERIC register access, SNERT address FA hex

5.2.2 Acknowledgement of bytes

The IPQ μ C acknowledges always the 26 register bytes (maximum number) independent from their contents. If the master μ C transmits more than 26 register bytes, the slave μ C will not acknowledge the following bytes.

5.3 Receiving status information from the IPQ μ C

The IPQ μ C is able to transmit one status byte and the 2 motion sum registers to the main μ C. The IPQ μ C then works as a slave transmitter.

5.3.1 I²C transmission protocol

The I²C bus transmission protocol for transmitting the status byte has the following format:

Start	Slave address 69H	Ack	Status byte	Ack	motion sum A	Ack	motion sum B	NAck	Stop
-------	-------------------	-----	-------------	-----	--------------	-----	--------------	------	------

5.3.2 Contents of status byte

The status byte contains the following information:

TABLE 31 Readregister 1, Statusregister

Bit	Name	Function
0	NON_IL	0: source with interlaced picture 1: non-interlaced source detected via software
1		reserved
2	AUTO_MOVIE_FLAG	0: normal mode 1: automatic movie detection is activated
3	MOVIE_FLAG	0: no movie source detected 1: movie source detected
4	PHASE_FLAG	the PHASE_FLAG information is only relevant if MOVIE_FLAG is set: 0: normal movie phase relation (ABAB) 1: shifted movie processing (BCBC)
5	PORT2.4	bit setting read from port bit P2.4 0: P2.4 = 0 1: P2.4 = 1
6	READY	0: not ready to accept commands 1: not ready to accept commands
7	WATCH	Watchdog bit; will be toggled when status byte is read by master μ C, initialized with 0

TABLE 32 Readregister 2, (PROZONIC MPD MSByte A)

Bit	Name	Function
0...7	MOTION_SUM_A	MSByte of Prozonic read register for SAD of luminance values per field, result for field A

TABLE 33 Readregister 3, (PROZONIC MPD MSByte B)

Bit	Name	Function
0...7	MOTION_SUM_B	MSByte of Prozonic read register for SAD of luminance values per field, result for field B

The ready bit in the first byte will be cleared after the IPQ μ C has received I²C register bytes. It will be set again after the evaluation of all bytes is completed and an external interrupt (VDFL from ECO4) initiating data transfer from IPQ μ C to ECO4, PANIC, PROZONIC is not currently serviced.

5.4 Timing aspects

The maximum allowed response time between accepting register bytes and the execution of the commands handled by the IPQ μ C is 90 ms. This time is only relevant when field memory control modes are changed. Field memory control modes are: Movie, Sat, LFR, Still, Multi-PIP mode. When a field memory control mode has been activated, the IPQ μ C waits max. 40 ms until a new frame starts in LFR mode (4 x 100Hz field repetition time). Then it takes another 40 ms until one new frame has been completely transmitted in order to run the new mode.

The maximum allowed total clock stretch time of the IPQ μ C within one I²C message is 5 ms.

The minimum wait time between sending two I²C bus register data packages varies from 12 ms (no field memory control modes have changed) to 90 ms (field memory control modes have changed).

If the user wants to make sure that a complete I²C bus register data package is transmitted without being interrupted by VDFL IRQ μ C routine and the slave μ C is free for I²C after the master μ C transmits I²C data, the I²C data package should be transmitted between 3 and 5 ms after VDFL occurred. The slave μ C sets bit 6 of the status byte when it is ready to accept I²C commands.

Multi-PIP:

The time between one live PIP picture register command to another should not be shorter than 120 ms.

Screen fade:

As long as this mode is active (86 fields = 860 ms in normal mode), all other mode changes are ignored.

6. Functional description

The functional description includes the description of all features of the IPQ module which can be controlled over the I²C-bus interface.

The evaluation of I²C bus register data is done with respect to a certain priority structure, as defined in paragraph 4.1 and shown in Fig. 6. In the following sections certain restrictions on bit settings in the I²C register bytes which limit the possibilities of combining field memory control modes (Movie, Sat, LFR, Still, Multi-PIP mode, Progressive Scan) and/or secondary control commands are listed (see chapter 5.2).

6.1 Field memory control modes

6.1.1 LFR mode

Software Control: IIC-Register 2, Bit 1 (LFR)

The Line Flicker Reduction Mode is the default control mode. It is activated if the control bit LFR is set. In this display mode the sequence of the four 100 Hz fields per input frame is built as follows:

The first field is the original field A. The second field is a median filtered field A*. The median filter uses two lines from field A and the line in between from field B as input information. The third output field B* is again median filtered. The inputs are derived from two lines taken from field B and the line in between from field A. The last field is the original field B.

Control mode: AA*B*B (ABAB display raster)

Restrictions: The LFR mode cannot be combined with:

MPIP (Multi-PIP)

GENERATOR Mode

Disabled modes: AABB mode, MOVIE mode, SAT mode

Combination exclusions secondary control modes: none

6.1.2 AABB mode

This mode is the field memory control mode which is active if no mode control bits have been set (lowest priority). It is the most simple 100 Hz conversion mode. Only the first field memory is necessary for the field doubling. For low cost concepts it is possible to leave out the PROZONIC. The software control supports both hardware configurations with or without PROZONIC (VRE1 control).

Control mode: AABB (AABB display raster)

Restrictions: The AABB mode cannot be combined with:

MPIP (Multi-PIP)

GENERATOR Mode

Disabled modes: none

Combination exclusions secondary control modes: none

Disabled modes: AA*B*B mode (LFR), MOVIE mode, SAT mode

Combination exclusions secondary control modes: none

6.1.3 Movie mode

Software Control: IIC-Register 2, Bit 4 (MOVIE)

The MOVIE mode is foreseen for a movie source where the time resolution is only 25/30 Hz. In this case the median filter of PROZONIC can be switched off and a simple ABAB display is shown (frame repetition). The sequence of the video fields(odd/even) is not defined in relation to the movie pictures. So the IPQ μ C has to find out whether a movie transmission takes place and in which phase relation it is transmitted. A forced activation of the cine mode in case of a video source transmission would cause severe movement effects.

Control mode: ABAB, display raster ABAB

Activation/restrictions: It is activated if the MOVIE bit is set and the bit AUTO_MOVIE is cleared (forced MOVIE mode). In case AUTO_MOVIE is set the mode is only active if the software routine has detected a movie source (automatic movie detection routine). The result of the movie detection is copied to the status byte.

MOVIE mode does not run in the Multi-PIP mode.

Disabled modes: LFR mode, SAT mode, AABB mode

Combination exclusions secondary control modes: none

6.1.4 Phase adoption for the movie processing

Software Control: IIC-Register 2, Bit 5 (PHASE)

The Phase bit can be set in combination with the bit MOVIE. It determines the phase relation for the frame repetition in relation to the incoming fields. The converter performs an ABAB conversion if PHASE is cleared and a BCBC conversion if PHASE is set.

In the automatic movie mode (AUTO_MOVIE=1) the phase information is generated by the software internally and the control bit PHASE has no influence. Via the status register the phase information can be read. It is coded in the bit PHASE_Flag.

The forced movie mode can be used in case of a PALplus transmission where the information whether a movie is transmitted or not can be derived from a special information line.

Control mode: ABAB for PHASE = 0, BCBC for PHASE = 1 raster (field phase is shifted).

Activation: It is activated if the PHASE bit is set. If the bit is cleared the display raster is the normal ABAB.

Combination exclusions secondary control modes: none

6.1.5 Automatic movie mode detection

Software Control: IIC-Register 2, Bit 6 (AUTO_MOVIE)

The bit AUTO_MOVIE activates the software routine to detect whether a video or movie source has to be 100 Hz converted. Furthermore the phase relation between video (odd/even) and movie picture has to be calculated.

Activation/Restrictions: It is activated if the AUTO_MOVIE bit is set.

The movie detection is based on measurements of absolute luminance differences between successive input fields, pixel by pixel. These differences are summed over the whole active field and deliver a result every field which can be read by the μ -controller. In case of a film source with sufficient movement, the measurement results will alter from field to field between high and low values. The microprocessor filters this data (low pass loops) and generates the movie and phase information.

Combination exclusions secondary control modes: none

6.1.6 Automatic LFR phase adaptation

Software Control: IIC-Register 5, Bit 6 (ENA_LFR_PHASE)

If a movie source is 100 Hz converted in the LFR mode (median based field interpolation) the motion effects in e.g. vertically scrolling text information can be reduced, if the LFR sequence AA*B*B is controlled with the correct phase relation to the original movie picture.

Activation/restrictions: If the bit ENA_LFR_PHASE is set a phase adaptation of the LFR sequence for movie sources is performed. If the bit is cleared, the LFR sequence is fixed according the field recognition of the memory controller.

The movie detection in this mode works similar to the automatic movie detection. The only difference is that the processing times implemented in the software are longer, because the movie detection does not have to decide very quickly.

There is no need to switch between movie and LFR mode. The LFR mode is activated always, only the phase relation of the LFR sequence towards the video fields (even / odd) is changed if necessary.

Combination exclusions secondary control modes: none

6.1.7 Multi-PIP

Software Control: IIC-Register 4, Bit 6 (MPIP)

The Multi-PIP feature uses the field memories of the 100 Hz converter to generate or to support a Multi-PIP display. This function can be used for channel overview or photo-finish. Photo-finish shows a sequence of frozen pictures of one source stored with constant time steps. If the PANIC is implemented in the 100 Hz module an external PIP module is necessary. The PIP display is assumed to be positioned at the bottom right of the screen. The PIP information is written to the desired MPIP position in the memory.

If no PANIC is implemented there are two possibilities to implement the MPIP function. The first possibility is described above. For low cost concepts the internal MPIP function of the memory controller SAA 4952 can be used alternatively. In this case no external PIP-Module is required. The PIP pictures however are generated without appropriate filtering and show aliasing effects if the input pictures have a lot of details.

Function:

Multi picture-in-picture active for MPIP = 1, 3x3 MPIP for NPIP=0; 4x3 for NPIP=1 (external PIP) or 4x4 for NPIP=1 (internal PIP processing)

The positions are chosen via the bits POS0 to POS3

Combination exclusions secondary control modes: not combinable

6.1.8 Still picture

Software Control: IIC-Register 2, Bit 7 (STP)

It is possible to activate a still picture function in every control mode of the 100 Hz converter. The processing of this option is adapted to the conversion mode being activated before.

Control mode: a) AA*AA* (full frame median filtered)
b) AAAA (single field control)
c) ABAB

The display raster in still picture is always ABAB.

Activation/restrictions: It is activated if the STP bit is set. In the MPIP mode the Still picture function is controlled via the control bit FRP.

Disabled modes: none

Combination exclusions secondary control modes: none

Detail information:

If Still picture is performed while Noise reduction is active, a noise reduced frozen picture will be displayed.

Still picture mode at the different display modes:

Normal mode (AABB)	Still Picture mode => AAAA
LFR mode (AA*B*B)	Still Picture mode => AA*AA*
MOVIE mode (ABAB)	Still Picture mode => ABAB
SAT mode (A*A*B*B*)	Still Picture mode => A*A*A*A*

6.1.9 Vertical Zoom Function

Software Control: IIC-Register 3, Bits 0 to 3 and 7 (VZOOM0 to VZOOM3 and VZOOM)

Activation: It is activated if the VZOOM bit is set. The bits VZOOM_0 to VZOOM_3 determine the zoom factor according to the I²C register table of REG3.

Four different vertical zoom modes are implemented. These zoom factors are 1.1, 1.27, 1.33, 1.5 and 2.0.

The vertical sample rate conversion of PROZONIC can cope with the various letterbox formats. The sample rate conversion is performed on adjacent lines of a frame, the frame information consists of original and median filtered lines. This feature is used to display sources with e.g. 16:9 or 14:9 aspect ratios on 4:3 displays without side panels.

6.1.10 Generator mode

Software Control: IIC-Register 3, Bit 5 (GENERATOR_MODE)

The bit GENERATOR_MODE activates a stable 100 Hz display with a fixed field length of 312.5 lines. The display field length is not adapted to the video source. If additionally the 27 MHz PLL is unlocked via the control bit PLLMID the display is also in a horizontally free running mode. The conversion mode is reduced to a four times single field repetition (AAAA) in this unsynchronized mode. This special mode can be used to get a stable OSD picture without a source or with a very noisy source. It does also improve the picture stability for a tuner channel search.

6.1.11 Satellite mode

Software Control: IIC-Register 3, Bit 6 (SAT_MODE)

In the satellite mode all the four 100 Hz display fields are derived from the output of the median filter. The median filter filters out details occurring in only one line. This fact can be used to suppress typical FM noise dropouts which normally occur uncorrelated in the field. A bad satellite signal reception can be improved quite effectively in this mode without deteriorating the picture quality.

Control mode: A*A*B*B* (display raster AABB)

Activation/Restrictions: Satellite mode is activated if the SAT_MODE bit is set. LFR, CINE mode or AABB display raster doesn't run in Satellite mode.

6.1.12 Progressive Scan Mode

Software Control: IIC-Register 10, Bit 7 (PSC)

Control mode: 50/60 Hz, 1250/1050 lines (display raster: non-interlaced)

If the bit PSC is set a progressive scan mode is activated. The de-interlacing function (line interpolation) is performed with the help of the PROZONIC median filter. This mode could be preferably used for NTSC sources. The number of lines per field (525 lines / 60 Hz) is doubled and additionally the line flicker is removed. For NTSC sources a reduction of the visibility of the line structure is more important than the reduction of large area flicker (60/120 Hz) because a 60 Hz display shows much less large area flicker than a 50 Hz display.

Activation /restrictions: It is activated if the PSC bit is set.

Disabled modes:

- Movie mode
- LFR mode
- AABB mode
- Still picture mode
- MPIP mode

Combination exclusions secondary control modes: none

6.2 Secondary control commands

6.2.1 General

Secondary control commands are:

(*: all combinable)

- Frequency selection/picture position
- Acquisition field frequency (*)
- Noise reduction
- Split screen
- Screen fade
- Peaking (*)
- CTI
- Port settings
- Initialization command
- HWE1 fine delay setup control (*)
- VWE1 delay setup control (*)

6.2.2 Frequency selection (only on modules without SAA 4995, PANIC)

Software Control: IIC-Register 1, Bit 0 to 3 (FSA0, FSA1 and FSD0, FSD1)

Function: Selection of the horizontal conversion mode (horizontal compression or zoom factor)

The following frequency combinations will be accepted by the IPQ μ C:

acquisition frequency [MHz]	display frequency [MHz]	mode	compression/zoom factor [%]
12	32	compress	33
13.5	27	normal	-
13.5	32	compress	19
13.5	36	compress	33
16	27	zoom	19
16	32	normal	-
16	36	compress	12.5
18	27	zoom	33
18	32	zoom	12.5

All compression modes can be displayed in centre picture position max. right or in max. left position. The picture position is selected by setting/clearing the PP bits PP0 and PP1.

Combination exclusions:

PANIC application: PANIC replaces all these zoom functions, details see section below.

6.2.3 PANIC control (only relevant if the SAA 4995 is implemented)

Software Control: IIC-Register 9, Bit 0 to 3 (PANIC_0 to PANIC_3)

Function: 4 different horizontal zoom factors, two different compression modes and a non linear PANORAMA mode are selectable by these four bits, see table below.

PANIC control modes:

TABLE 34

P3	P2	P1	P0	mode
0	0	0	0	normal mode
0	0	0	1	hor. zoom factor 1.1
0	0	1	0	hor. zoom factor 1.25
0	0	1	1	hor. zoom factor 1.33
0	1	0	0	hor. zoom factor 1.5
0	1	0	1	hor. zoom factor 2
0	1	1	0	reserved

TABLE 34

P3	P2	P1	P0	mode
0	1	1	1	reserved
1	0	0	0	hor. linear compress factor 1.33
1	0	0	1	Panorama mode (demo mode, extreme non-linearity)
1	0	1	0	Panorama mode (applicable mode)
1	0	1	1	reserved
1	1	0	0	reserved
1	1	0	1	reserved
1	1	1	0	reserved
1	1	1	1	reserved

6.2.4 Acquisition field frequency

Software Control: IIC-Register X, Bit Y (PSC)

Function:

The acquisition field frequency can be switched to 60 Hz by setting the AFF bit in REG1. The software stops the vertical writing window adapted to the NTSC field length. The software detects if the number of lines per field of incoming source is according to the chosen standard (lines per field). If the field length differs by more than 3 lines the converter activates a single field 100 Hz conversion (AAAA). This improves the quality of VCRs in trick modes (fast forward, fast backward) compared to 50 Hz receivers. To have a correct switching from the normal mode to the single field mode the AFF bit has to be controlled according to the source.

Dependencies/exclusions: None

6.2.5 Initialization command

Software Control: IIC-Register 1, Bit 7 (INIT)

Function:

If the INIT bit is set, the ECO4 and PROZONIC default values in the μ C ROM are transmitted to these ICs. A live video picture will be displayed with compression/zoom off, line flicker reduction switched on.

6.2.6 Noise reduction

Software Control: IIC-Register 5, Bit 0 and 1 (NR0, NR1)

Function:

3 different adaptive noise reduction curves are selectable via the I²C bus. These settings are also relevant for the amount of noise reduction when activating split screen.

Combination exclusion: None

Activation: It is activated if one of the bits NR0 or NR1 is set, see below.

Noise reduction setting:

Noise reduction	"Off"	NR1=0	NR0=0
Noise reduction	"Low"	NR1=0	NR0=1
Noise reduction	"Middle"	NR1=1	NR0=0
Noise reduction	"High"	NR1=1	NR0=1

The noise reduction is based on recursive filtering. The recursive filter loop is built up in the 100 Hz domain. The second field memory serves as the required field delay and contains the noise reduced picture. The ratio between recirculated information and new data from the incoming source is adapted via a motion detector automatically. The motion detection bases on the investigation of luminance differences (absolute differences) calculated between the output of memory 1 (new data) and the old data from memory 2.

6.2.7 Split screen function

Software Control: IIC-Register 5, Bit 2,3 (SPS0, SPS1)

The split screen command declares a box in which the currently active adaptive noise reduction is enabled whereas the rest of the screen is displayed with noise reduction switched off. The box may split the screen display in two halves horizontally or vertically. Split screen will not be activated if noise reduction is switched off.

Combination exclusions: compress, screen fade (Split screen has lower priority than screen fade.)

6.2.8 Screen fade function

Software Control: IIC-Register 5, Bit 4,5 (SCF0, SCF1)

The screen fade feature can be used to “fade out” a picture like closing curtains. This is done by the control SW by continuously changing the setting of the horizontal blanking for the DAC until a completely black picture is visible. The function is also available the other way round where the picture is “faded in” starting from a black display.

Screen fade has a higher priority than split screen.

Combination exclusions: see main functional flow chart

6.2.9 μ C port control

Software Control: IIC-Register 10, Bit 3,4,5,6 (P13,P15,P34,P35), IIC-Register 11 Bit 1,2,3,4,7 (P21, P22, P23, P24, P27)

Function:

This function enables the μ C master to set/clear IPQ port bits via the I²C bus. The port bit P2.4 is reflected to bit PORT, STATUS register:

The port pin P2.4 is read in order to check whether the bit is held low by an external device.

Combination exclusions: None

6.2.10 Prozonic control byte HOR_DELAYS

Software Control: IIC-Register 6, Bit 0 (SET_HOR_DEL)

Function: Direct PROZONIC register access via I²C-bus.

If the control bit SET_HOR_DEL is set the PROZONIC control byte HOR_DELAYS (SNERT address 1Eh) can be directly accessed via I²C-bus register REG12.

The bits 0 to 2 determine the horizontal delay (0 to 7 clock periods) of the luminance data in relation to the U/V input data from field memory 1.

The bits 3, 4 determine a pulse shift with clock accuracy (1 to 4 clocks) for the horizontal reference signal (HREF). This setting has to be programmed in a way that the internal reformatting of the 4:1:1 colour difference data does not fail.

The bits 5, 6 determine a pulse shift (1 to 4 clocks) for the write enable output signal (WE2_OUT). The signal

WE2 has to ensure that the data being read from memory 1 are written correctly into the second field memory.

6.2.11 HWE2 control

Software Control: IIC-Register 6, Bit 1 (SET_HWE2)

If the control bit 1 of IIC register 6 is set a direct access to the SAA 4952 HWE2 start and stop registers is enabled via IIC registers 13, 14. A completely new definition of the signal can be achieved in combination with the control byte HDMSB (IIC-Reg. 18).

6.2.12 VD control

Software Control: IIC-Register 6, Bit 2 (SET_VD)]

If the control bit 2 of IIC register 6 is set a direct access to the SAA 4952 VD start and stop registers is enabled via IIC registers 15, 16. A completely new definition of the signal can be achieved in combination with the control byte VDMSB (IIC-Reg. 19).

6.2.13 HDDEL control

Software Control: IIC-Register 6, Bit 3 (SET_HDDEL)

If the control bit 3 of IIC register 6 is set, a direct access to the SAA 4952 HDDEL register is enabled via the IIC register 17. The HDDEL register allows to delay the horizontal display signals to be delayed with clock accuracy. The signals concerned are HRE, HWE2, BLND and HD.

6.2.14 HDMSB control

Software Control: IIC-Register 6, Bit 4 (SET_HDMSB)

If the control bit 4 of IIC register 6 is set a direct access to the SAA 4952 HDMSB register is enabled via the IIC register 18. The HDMSB register defines the MSBs of the 9 Bit start and stop values of the horizontal display signals HD, HRE, HWE2 and HWE2.

6.2.15 VDMSB control

Software Control: IIC-Register 6, Bit 5 (SET_VDMSB)

If the control bit 5 of IIC register 6 is set a direct access to the SAA 4952 VDMSB register is enabled via the IIC register 19. The VDMSB register defines the MSBs of the 9 Bit start and stop values of the vertical display signals VRE1, VRE2, VWE2 and VD.

6.2.16 HD control

Software Control: IIC-Register 6, Bit 6 (SET_HD)

If the control bit 6 of IIC register 6 is set a direct access to the SAA 4952 HD start and stop registers is enabled via IIC registers 20, 21. A completely new definition of the signal can be achieved in combination with the control byte HDMSB (IIC-Reg. 18).

6.2.17 HWE1 coarse delay

Software Control: IIC-Register 6, Bit 7 (SET_HWE1_MAIN_DELAY)

The bit 7 of IIC register 6 enables a wide range delay function for the horizontal writing signal HWE1. This signal defines which part of a line is written into the field memory 1. The delay is adjusted via IIC register 22.

6.2.18 HWE1 fine delay function

Software Control: IIC-Register 7, Bits 0 to 3 (HWE1F0 to HWE1F3)

Function:

By changing the bits HWE1F0..HWE1F3 the default values of HWE1STA/STO and HAMSBDEL (HWE1 fine delay) are modified.

The default value for HWE1STA/STO can be decremented by max. 8 steps (HWE1F0...HWE1F3 = 0) or incremented by max. 7 steps (HWE1F0...HWE1F3 = 1). Each step for the correction equals 2 acquisition clocks for the acquisition frequencies 13.5 and 16 MHz. The step width is 4 clocks for the acquisition frequency 18 MHz. If the default setting shall not be changed, the setting HWE1F0..HWE1F2 = 0, HWE1F3 = 1 has to be transmitted by the master μ C via the I²C bus.

HWE1-default +- 2n for 13.5, 16 MHz

HWE1-default +- n for 18 MHz

6.2.19 HWE1 fine delay via HAMSBDEL (clock accuracy)

Software Control: IIC-Register 7, Bit 6 (SET_HAMSBDEL)

Function: HWE1 signal delay with clock accuracy

If bit 6 in IIC register 7 is set a direct access to the ECO4 delay setting bits for the signal HWE1 is enabled. The control bits HAMSBDEL_BIT2 and HAMSBDEL_BIT3 (IIC register 7, bits 4 and 5) determine a delay of 0 to 3 clocks.

Under default conditions both bits are cleared. No additional delay is activated in this case.

6.2.20 HWE1 delay step width

Software Control: IIC-Register 7, Bit 7 (HWE1_DEL_STEP_WIDTH)

Function: The step width of the HWE1 main delay can be set to 4 acquisition clocks if the control bit HWE1_DEL_STEP_WIDTH is set. If the bit is cleared the step width is 2 clocks.

6.2.21 VWE1 delay function

Software Control: IIC-Register 8 (VZOOM)

If the bit VWE1X is set to 1, the start of vertical writing window can be delayed via the control bits VWE1D0...D6. In case VWE1X = 0, the normal mode (default vertical write window) is processed.

6.2.22 Field blanking function

Software Control: IIC-Register 9, Bits 0-3, (BLANK_F0 - BLANK_F3)

The Blank Field Mode allows the user to define which fields of the sequence of the 100 Hz display fields are displayed or blanked. If the AABB mode is active a blanking of every second field generates a display which is simi-

lar to a standard 50 Hz projection . The elimination of the large area flicker can be demonstrated by switching from this mode to a normal 100 Hz display.

6.2.23 NPIP_4x4

Software Control: IIC-Register 10, Bit 0 (NPIP_4x4)

Function: 4x4 PIP for external PIP modules

This bit enables the external 4x4 PIP display. This bit has a higher priority than the control bit NPIP in I²C register 4.

6.2.24 P23 (FILL)

Software Control: IIC-Register 11, Bit 3 (P23 or FILL)

Function: Generation of a constant fill or background colour.

If the fill bit is set the ADC outputs are disabled. Via pull-up or pull-down resistors a constant luminance and colour difference value can be forced on the data bus. This constant data can be stored in the memories of the up-converter to obtain a background for the Multi-PIP display or to have a desired background for display on screen applications.

6.2.25 P27 (PLLMID)

Software Control: IIC-Register 11, Bit 7 (P27 or PLLMID)

Function: Decoupling of the 27 MHz PLL (free-running PLL)

Via the control bit PLLMID the deflection PLL can be set into a free-running mode. In this case the display is decoupled from the horizontal reference. In combination with the generator mode the display can be completely decoupled from the source. This mode is necessary for the internal Multi-PIP where the display has to be stable in case of switching the source.

6.2.26 Taste register (LIMERIC, SAA 4945)

Software Control: IIC-Register 23 (TASTE)

Function/Restrictions:

Direct LIMERIC register access of address F3hex. For LIMERIC application only!

Details see data sheet of LIMERIC. The taste factor defines the amount of noise reduction processed by the LIMERIC. The taste control has a linear influence on processing.

6.2.27 Status register (LIMERIC)

Software Control: IIC-Register 24, (STATUS)

Function/Restrictions:

Direct LIMERIC register access of address F4hex. For LIMERIC application only!

Details see data sheet of LIMERIC. Via this register for example a split screen feature can be activated.

6.2.28 WVAL, wanted value (LIMERIC)

Software Control: IIC-Register 25, (WVAL)

Function/Restrictions:

Direct LIMERIC register access of address F5hex. For LIMERIC application only. The register setting sets up the noise estimator.

Details see data sheet of LIMERIC.

6.2.29 NOISE EST. setting register (LIMERIC)

Software Control: IIC-Register 26, (NE)

Function/Restrictions:

Direct LIMERIC register access of address FAhex. For LIMERIC application only. Via the register prefilter settings for the noise estimator can be changed.

Details see data sheet of LIMERIC.

7. SNERT and Parallel interface

Via the SNERT and the Parallel interface all register data for PANIC, PROZONIC and ECO4 is transmitted [3].

7.1 SNERT interface

All register data to PANIC and PROZONIC is transmitted/received via the SNERT interface of the IPQ μ C. The SNERT interface is initialized to run in control mode 0, which means that the serial interface describes an input/output extension by shift registers with a baud rate of 1/12 of the μ C clock frequency.

7.1.1 PANIC data transmission/reception

The IPQ μ C sends 9 registers to PANIC after every second VDFL synchronized to the incoming fields.

7.1.2 PROZONIC data transmission

The IPQ μ C sends after each VDFL 17 registers to Prozonic.

The IPQ μ C transmits only one of the two registers Vbox_start_l and Vboxstart_h according to the setting of bit 8. The same applies for the registers Vboxstop_l and Vbox_stop_h.

7.2 Parallel interface

Here all 25 ECO4 register data bytes are transmitted. In addition to the transmission of register data the IPQ μ C reads field information from the SAA4952 each VDFL. The field information tells the IPQ μ C which one of 4 fields in a frame is currently active.

The read/write timing with ECO4 is done according to the read/write operation to external memory specified in the data sheet of the IPQ μ C.

The signals WRN and RDN of the IPQ μ C are wired OR connected to WRD, ECO4. ALE is directly connected to ECO4.

8. Function control of VEDA (SAA 7165)

All VEDA functions like Peaking, Coring and CTI are directly controlled via I²C-bus by the master μ C.

The slave address is 1011 111X

X = R/W control bit

- a) X = 0, order to write (device is slave receiver)
- b) X = 1, order to read (device is slave transmitter)

8.0.1 Y,U,V input data format

The Y,U,V input data format is 4 : 1 : 1 and two's complement data code with 8 bit chrominance signal resolution in the IPQ board. This data format has to be selected for VEDA.

U, V input signal data:

- 4 : 1 : 1 data format is processed, if the IFF bit in subaddress 02 is cleared.
- Two's complement data code is selected if the DRP bit is cleared.
- 8 bit chrominance resolution is processed if the R78 bit is set (subaddress 03).

Remark: VEDA is able to handle both, 4 : 1 : 1 and 4 : 2 : 2 Y,U,V data with 7 or 8 bit chrominance resolution.

Y input signal data:

A blanking level of 0 LSB has to be set for the Y output DAC. This is achieved if the bit BLV is set (subaddress 03).

Default bit addressing for VEDA, without Peaking and Coring but active CTI function:

TABLE 35

Subaddress	Data in Hex
01	00
02	03
03	06

8.0.2 Peaking

Function:

Transversal filtering is applied to the Y signal (data). Peaking increases the amplitude frequency response of the Y signal in certain frequency range. Furthermore it modifies the transient signal response due to linear phase filtering.

By means of peaking, the bandwidth reduction due to attenuations in the signal path can be compensated on the Y signal.

Y signal peaking is provided with 4 different degrees. The characteristic transversal filter can be modified too, see bit explanation below.

The degree of peaking is selectable by the bits WG0 and WG1

The characteristic of the peaking filter is selectable by the bits BP1 and BP0 (subaddress 01).

Even bandpass filtering can be applied. This is activated, if the BFB bit is cleared and bypass mode is set.

Details concerning the peaking functions, peaking degrees, bandpass filtering and bit addressing, are given in the VEDA data sheet.

8.0.3 CTI

Function:

The colour difference signal transients of both colour difference (U,V data) signals are shortened by a special non-linear signal processing.

The intention of the CTI function is to improve the picture display definition.

The degree of transient improvement on the U and V signal data can be chosen and thus matched to the rise and fall times of the U and V input signal data by the bits GA1, GA0 and CMO.

The DCTI gain factor is set by the bits GA1 and GA0.

Choice modification is selectable by the CMO bit.


The U and V input signal data code is selectable, two's complement bit DRP=0 or offset binary bit DRP=1.

Remark: The DRP bit has to be cleared in this VEDA application, see also default addressing.

9. Interface Signals IPQ Module

ST1	Analog Output Signals
	recommended load ≥ 10 KOhm
Y100	luminance signal (315mVpp), with implemented output divider, DC-coupled
-(R-Y)100	colour difference signal (1.0Vpp), 75 % saturation, DC-coupled *)
-(B-Y)100	colour difference signal (1.26Vpp), 75 % saturation, AC-coupled *)
	*): 5 % lower voltage than nom. values - compensated by higher saturation in the video processor.
ST2	Analog Input Signals
	nom. input level ADC 1 Vpp, inputs AC-coupled
Y50	luminance input signal (input level depends on gain setting of the preamplifier)
-(R-Y)50	colour difference input signal (1.05 Vpp), 75 % saturation
-(B-Y)50	colour difference input signal (1.33 Vpp), 75 % saturation
ST3	Sync Input Signals
DFLBK_I	deflection burst key input (hor. reference input for 27 MHz deflection PLL), TTL level, for not Golden Scart mode this input can be connected to ABK
SGSC_I	Switching signal for DFLK_I signal in Golden Scart mode, TTL-output
ABK	horizontal reference pulse for the acquisition PLL, TTL level, derived burst pulse from sandcastle
VACQ	vertical synchronization pulse, 50 / 60 Hz, TTL level pos.
STROBE	input signal to overrule still picture function with pixel accuracy e.g. live PIP on frozen background, TTL level.
ST4	Supply
	+5V 450 +/- 50 mA
	+8V 180 +/- 20 mA
ST5	Deflection pulses and IIC-Bus
LLDFLO	27 MHz deflection clock output (TTL level)
HDFL	hor. deflection pulse, pos. TTL
VDFL	vertical deflection pulse, pos. TTL
SCL	IIC bus clock, TTL

SDA IIC bus data, TTL



CLK	OUT	LOAD (pF)	tplh (ns)	tphl (ns)
LLDFL	HDFL	25	12.8	15.8
LLDFL	VDFL	25	24.6	27.6

Conditions: VDD = 4.5 V; Tj = +85°C (worst case)

File: TIM_HV.WMF / 97-01-06 Ke.

Fig.7 Timing diagram for the clock relation of HDFL and VDFL

ST6 Feature Interface


The IPQ board MK6 is equipped with a 50/60 Hz digital signal interface for add-on boards. The interface provides:

- Y and colour difference signals in the standard 4:1:1 data format,
- an acquisition clock signal,
- a write enable signal,
- a SNERT bus interface and
- + 5V supply

This interface is intended for a PALplus-*) or a Limeric- (SAA 4945) add-on board. If no add-on board shall be used all inputs and outputs of the interface have to be bridged by a certain bridge plug.

*) The PALplus application and the add-on board is described in the application note AN95126.

10. Mechanical Outlines



File: MECHOUT.WMF / 97-01-06 Ke

Fig.8 Mechanical outlines

11. Alignment

The only components which need to be adjusted are the coils of the VCOs.

1. The IPQ Module has to be initialized. The deflection PLL is adjusted via L7. The voltage at C62 should be 3.0 V if a 15.625 KHz reference pulse (ABK) is applied to the circuit. The rising edges of the signals ABK and HRDFL are synchronized by the PLL.


2. The acquisition PLL has to be adjusted for the three possible clock frequencies. The alignment is started with the highest frequency of 18 MHz. The correct frequency mode is activated via the IIC bus (see register 1 <03>, software protocol). In this mode the coils L3 and L6 are short-circuited to achieve the highest frequency of the oscillator circuit. The frequency and phase adjustment is done with L5 in that way, that the rising edge of the signal HRA occurs in the middle of the positive ABK pulse.

In the next step the 16 MHz is adjusted by means of L6 in the same way, after a correct mode of the SAA4952 has been activated (Register 1 <02>).

Finally the lowest acquisition frequency of 13.5 MHz is aligned by means of L3, while Register 1 is set to <01>.

If PANIC is used the procedure above is reduced to the adjustment of only one acquisition frequency which equals 32 MHz. The alignment is done with L5 like described above. The coils L3 and L6 are not used and can be replaced and or short-circuit by a wire on the board.

3. The display PLL is locked to the horizontal display pulse HDFL. The adjustment is done in a way that both display frequencies 32 MHz and 36 MHz can be generated by the PLL without coil switching. The time relation between HDFL and HRD has to be checked by scope. The display frequency is switched between 32 MHz (Register 1 <0A>) and 36 MHz (Register 1 <0D>). The rising edge of HRD has to occur within the high period of HDFL.



File:TIM_HHH.WMF / 97-01-06 Ke.

Fig.9 Time relation between HDFL and HRD (32MHz and 36MHz)

After adjustment T1 and T2 should be equal (see above).

12. Useful hints

In this chapter some hints are given how to proceed in case of malfunction of the IPQ Module.

For a proper function of the module it is fundamental that the deflection PLL is working. The 27 MHz clock is used for the parallel interface of the SAA 4952 internally, so the memory controller can only be initialized if this clock is present. The signals related to the deflection and all vertical control signals (e.g. VWE1) are processed by 27 MHz.

The u-Controller of the IPQ module is interrupted by an inverted VDFL pulse. If there are IIC-bus problems, this signal should be checked.

If mistakes occur in the picture, which seem to be related to a malfunction in the digital data path, it is useful to check the picture with LFR and noise reduction switched off. In this case only field memory 1 is active and it is easy to decide whether the mistake occurs in the feedback loop including field memory 2 or not.

In case of wrong analog signal levels at the output, the input signals of the TDA 8755 should be checked. The converter has a total range of 1 Vpp for all the three inputs (pin 3, 7, 9).

13. IPQ Module MK6 V1 circuit diagrams





Fig.10 Circuit diagram of the AD converter






Date	14.06.95	Project	IPQ MODULE MK6
Edits	14.06.95	Drawn	Memory and Prozonc
Checked	14.06.95	Layout	
Released	14.06.95	Final	
 Philips Semiconductors Systems Laboratory, Hamburg			

Fig.11 Circuit diagram of the memories and PROZONIC



Date	Name	Project
ECOS95	IPQ MODULE MK6	
FLY	Label	ECO4 and μ-Controller
PHILIPS	File	IPQ2_00A
		Page: 3/9
Philips Semiconductors		
Systems Laboratory Hamburg		


Fig.12 Circuit diagram of the ECO4 and μ-Controller



Date	14.06.95	Name	IPQ MODULE MK6
Edit	14.06.95	Laue	Acquisition PLL
Check	14.06.95	Laue	Page: 4/9
File	PROZ.DPA		

Philips Semiconductors
Systems Laboratory Hamburg

Fig.13 Circuit diagram of the Acquisition PLL




Comp	Nr.
R	50, 52
L	51, 64
C	7, 8
D	52, 64
IC	7, 9
T	5, 11, 12
	15h, 15B
	10

Date	Name	Project
10.03.95	IPQ MODULE MK6	Deflection PLL
10.03.95	Lawe	page 9/9
10.03.95	Lawe	
10.03.95	Lawe	
10.03.95	Lawe	
10.03.95	Lawe	
10.03.95	Lawe	
10.03.95	Lawe	
10.03.95	Lawe	


Philips Semiconductors
Systems Laboratory, Hamburg

Fig.14 Circuit diagram of the Deflection PLL



Date	Name	Project
Edits	Author	IPQ MODULE MK6
Checked	Drawn	DISPLAY PLL
Filter	Rev	Page 6/9
		PHILIPS
		Philips Semiconductors
		Systems Laboratory, Hamburg

Fig.15 Circuit diagram of the Display PLL




Date	Name	Project
14.06.95		IPQ MODULE MK6
14.06.95		VEDA
14.06.95		VEDA
14.06.95		VEDA

Page 7/9

Philips Semiconductors
Systems Laboratory Hamburg

Fig.16 Circuit diagram of VEDA





Date	Name	Project	IPQ MODULE MK6	page: 8/9
Edit: 10.06.95	Laue	Supply		
Check: 14.06.95	Laue			
File:	PROZONIC			
		Philips Semiconductors Systems Laboratory, Hamburg		

Fig.17 Circuit diagram of the supply circuit




Date	10.03.95		Name	IPQ MODULE MK6	
Edit:	10.04.95	Laue	PANIC & Feature Slot		
Check:	10.04.95	Laue	PANIC & Feature Slot		
File:	PRDZDNIC		Page: 9/9		

PHILIPS
Systems Laboratory Hamburg


Fig.18 Circuit diagram of PANIC & Feature Slot

14. Modified circuit parts for the IPQ application without Panoramic IC



Date	14.06.95	Name	IPQ MODULE MK6
Edite	14.06.95	Laup	Acquisition PLL
Direct	PROZ-ORA	Laup	Page: 4/8
FILE	PROZ-ORA	Laup	
Philips		Philips Semiconductors	
		Systems Laboratory Hamburg	

Fig.19 Circuit diagram of the Acquisition PLL, without PANIC




Date	10.03.95	Name	IPQ MODULE MK6	Page:	9/9
Editt:	10.04.95	Laue			
Check:	10.04.95	Laue			
File:	PR02_DPA		PANIC & Feature Slot		
 Philips Semiconductors Systems Laboratory Hamburg					

Fig.20 Circuit diagram of the Feature Slot, without PANIC

16. Material list

TABLE 36 Resistors

Package	Part number	Value (Ohm)	Specification
S1206	R1	5k6	5 % tolerance, Philips RC01
	R2	240	
	R3	100	
	R4	680	1 % tolerance, Philips RC01
	R5	1k5	5 % tolerance, Philips RC01
	R6	220	1 % tolerance, Philips RC01
	R7	1k	5 % tolerance, Philips RC01
	R8	1k	
	R9	5k6	
	R10	240	
	R11	100	1 % tolerance, Philips RC01
	R12	100	
	R13	2k4	5 % tolerance, Philips RC01
	R14	220	1 % tolerance, Philips RC01
	R15	680	5 % tolerance, Philips RC01
	R16	680	
	R17	5k6	
	R18	240	
	R19	100	1 % tolerance, Philips RC01
	R20	220	
	R21	2k4	5 % tolerance, Philips RC01
	R22	220	1 % tolerance, Philips RC01
	R23	680	5 % tolerance, Philips RC01
	R24	100	
	R25	680	
	R26	0	Philips RC01
	R27	10	5 % tolerance, Philips RC01
SIP10	R29	2k2	resistor array, 9 x 2k2

TABLE 36 Resistors

Package	Part number	Value (Ohm)	Specification
S1206	R30	0	Philips RC01
	R31	10k	5 % tolerance, Philips RC01
	R32	10k	
	R33 *)	2k2	
	R34 *)	4k7	
	R35 *)	1k	
	R36 *)	4k7	
	R37	10	
	R38	100 or 220 #)	
	R39 *)	2k2	
	R40	1k5	
	R41 *)	4k7	
	R42 *)	1k	
	R43 *)	4k7	
	R44	4k7	
	R45	10k	
	R46	33k	
	R47	2k7	
	R48	220	
	R49	10k	
	R50	100k	
	R51	100k	
	R52	100k	
	R54	10	
	R55	4k7	
	R56	not impl	
	R57	1k5	
	R58	100k	

TABLE 36 Resistors

Package	Part number	Value (Ohm)	Specification
S1206	R59	2k7	5 % tolerance, Philips RC01
	R60	220	
	R61	120k	
	R62	8k2	
	R63	1k	
	R64	1k	
	R65	10	
	R66	220	
	R67	1k5	
	R68	10k	
	R69	4k7	
	R70	33k	
	R71	2k7	
	R72	220	
	R73	10k	
	R74	51	
	R75	75	
	R76	240	
	R77	5k6	
	R78	100	
	R79	51	
	R80	62	1 % tolerance
	R81	75	5 % tolerance, Philips RC01
	R82	2k4	
	R83	220	1 % tolerance
	R84	51	5 % tolerance, Philips RC01
	R85	10k	
R86	0	Philips RC01	
R87	75	5 % tolerance, Philips RC01	

TABLE 36 Resistors

Package	Part number	Value (Ohm)	Specification
S1206	R88	10	5 % tolerance, Philips RC01
	R90	220	
	R91	62	
	R92	62	
	R93	47K	
	R94	47K	
	R95	47K	
	R96	47K	
	R97	47K	
	R98	47K	
	R99	47K	
	R100	47K	
	R101	47K	
	R102	47K	
	R102	47K	
	R103	47K	
	R104	47K	
	R105	1k	

TABLE 37 Capacitors

Package	Part number	Value (Farad)	Specification
S1206	C1	10n	Philips Standard Series X7R
Pin spacing: 2.54 mm	C2	10 μ	Philips electrolytic capacitor RLP 5-134, 16V, 25V radial
	C3	4 μ 7	
S1206	C4	220n	Philips Standard Series X7R
	C5	220n	
	C6	100n	
	C7	100n	
Pin spacing: 5.08 mm	C8	10 μ	Standard El. Capacitor 16V, radial
Pin spacing: 2.54 mm	C9	10 μ	Philips electrolytic capacitor RLP 5-134, 16V, 25V radial
	C10	4 μ 7	
S1206	C11	220p	Philips Standard Series X7R
	C12	220p	
Pin spacing: 2.54 mm	C13	1 μ 5	Philips Tantalum 16V radial
	C14	4 μ 7	Philips electrolytic capacitor RLP 5-134, 16V radial
S1206	C15	100n	Philips Standard Series X7R
Pin spacing: 2.54 mm	C16	10 μ	Philips electrolytic capacitor RLP 5-134, 16V radial
S1206	C17	33n	Philips Standard Series X7R
	C18	33n	
	C19	15p	
	C20	220p	
	C21	220p	
	C22	220n	
	C23	100n	
	C24	100n	
	C25	100n	
	C26	100n	
	C27	100n	

TABLE 37 Capacitors

Package	Part number	Value (Farad)	Specification
S1206	C28	100n	Philips Standard Series X7R
	C29	100n	
	C30	100n	
	C31	39p	
Pin spacing: 2.54 mm	C32	2 μ 2	Philips electrolytic capacitor RLP 5-134, 35V radial
S1206	C33	100n	Philips Standard Series X7R
	C34	100n	
	C35	100n	
	C36	100n	
	C37	100n	
	C38	22p	
	C39	22p	
	C40 *)	10n	
C41	100n		
Pin spacing: 2.54 mm	C42	10 μ	Philips electrolytic capacitor RLP 5-134,16V radial
S1206	C43	100n	Philips Standard Series X7R
	C44	100n	
	C45	220p	
	C46	220p	
	C47 *)	10n	
	C48	330p	
	C49	100n	
	C50	2n7	
	C51	10n	
	C52	100n	
	C53	100n	
Pin spacing: 2.54 mm	C54	10 μ	Philips electrolytic capacitor RLP 5-134,16V radial

TABLE 37 Capacitors

Package	Part number	Value (Farad)	Specification
S1206	C55	100n	Philips Standard Series X7R
	C56	68p	
	C57	27p	
	C58	100n	
	C59	68p	
	C60	220p	
	C61	330p	
	C62	10n	
	C63	47n	
Pin spacing: 2.54 mm	C64	4u7F	Philips electrolytic capacitor RLP 5-134, 25V radial
S1206	C65	100n	Philips Standard Series X7R
	C66	100p	
	C67	100n	
Pin spacing: 2.54 mm	C68	10 μ	Philips electrolytic capacitor RLP 5-134, 25V radial
S1206	C69	100n	Philips Standard Series X7R
	C70	100p	
	C71	330p	
	C72	100n	
	C73	2n7	
	C74	10n	
	C75	15p	
	C76	120p	
	C77	120p	
	C78	15p	
Pin spacing: 2.54 mm	C79	10 μ	Philips electrolytic capacitor RLP 5-134, 16V radial

TABLE 37 Capacitors

Package	Part number	Value (Farad)	Specification
S1206	C80	120p	Philips Standard Series X7R
	C81	120p	
	C82	15p	
	C83	120p	
	C84	120p	
	C85	100n	
	C86	100n	
	C87	100n	
	C88	100n	
	C89	100n	
Pin spacing: 5.08 mm	C90	100n	
S1206	C91	not impl.	Philips Standard Series X7R
	C92	not impl.	
	C93	100n	
Pin spacing: 5.08 mm	C94	22 μ	Standard El. Capacitor 16V, radial
S1206	C95	100n	Philips Standard Series X7R
Pin spacing: 5.08 mm	C96	22 μ	Standard El. Capacitor 16V, radial
S1206	C97	100n	Philips Standard Series X7R
Pin spacing: 5.08 mm	C98	22 μ	Standard El. Capacitor 16V, radial
S1206	C99	100n	Philips Standard Series X7R
Pin spacing: 5.08 mm	C100	22 μ	Standard El. Capacitor 16V, radial
S1206	C101	100n	Philips Standard Series X7R
S1206	C105	22p.	
S1206	C106 *)	100n	
S1206	C107 *)	100n	
S1206	C108 *)	100n	

TABLE 38 ICs

Package	Part number	Device	Specification
SOL32	IC1	TDA8755T	Triple ADC, Philips CAEN
SSOP36	IC2	TMS4C2970-26DT	Field memories, Texas Instruments
	IC3	TMS4C2970-26DT	
SO14	IC5	N74F04D	Hex Inverter, Philips Semiconductors
PLCC44	IC6	SAA4952WP	ECO4 Memory Controller, Philips Semiconductors
PLCC44 on socket	IC7	P83C654FBA ROM version or S87C654-4A44 EPROM version	8 bit Microcontroller, Philips Semiconductors (should be implemented on surface mount PLCC socket, pads of socket and IC identical) PCS-044SMU-11, AUGAT)
TO-92	IC8	78L05ACP	Voltage Regulator
SO14	IC9	74HCT4066T	Quad bilateral switches
SO14	IC10	74F08D	Quad AND gates
TO-92	IC11	78L05ACP	Voltage Regulator
SO16	IC12	74HCT4046AT	Digital Phase comparator
TO-92	IC14	78L05ACP	Voltage Regulator
SO14	IC15	74HCT4066T	Quad bilateral switches
SO14	IC16	74F08D	Quad AND gates
QFP80	IC 20	SAA4990	PROZONIC, Philips Semiconductors
TO-92	IC18	78L05ACP	Voltage Regulator
PLCC44	IC19 #)	SAA4995WP	PANIC, Philips Semiconductors, #)optional
PLCC	IC21	SAA716WP	VEDA, Philips Semiconductors

TABLE 39 Discrete Semiconductors

Package	Part number	Device	Specification
SOT23	D1 *)	BAS16	Diode, Philips Semiconductors
	D2 *)		
	D3	BBY40	Cap. Diode, Philips Semiconductors
	D4	BAS16	Diode, Philips Semiconductors
	D5 *)		
	D6 *)		
	D7	BBY40	Cap. Diode, Philips Semiconductors
	D8	BBY40	Cap. Diode, Philips Semiconductors
	D9	BAS16	Diode, Philips Semiconductors
	D10	BBY40	Cap. Diode, Philips Semiconductors
	D11	BAS16	Diode, Philips Semiconductors
	D12		
	T1	BC858	PNP Transistor, Philips Semiconductors
	T2	BC848	NPN Transistor, Philips Semiconductors
	T3	BC858	PNP Transistor, Philips Semiconductors
	T4	BC848	NPN Transistor, Philips Semiconductors
	T5	BC858	PNP Transistor, Philips Semiconductors
	T6	BC848	NPN Transistor, Philips Semiconductors
	T7 *)	BC848	NPN Transistor, Philips Semiconductors
	T8	BF550	PNP HF-Transistor, Philips Semiconductors
	T9 *)	BC848	NPN Transistor, Philips Semiconductors
	T10	BF550	PNP HF-Transistor, Philips Semiconductors
T11	BF550	PNP HF-Transistor, Philips Semiconductors	
T12	BC858	PNP Transistor, Philips Semiconductors	
T13	BC848	NPN Transistor, Philips Semiconductors	

TABLE 40 Coils and Filters

Package	Part number	Device	Value (Henry)	Specification
	L1		220 μ	Fixed Coil, axial, Prefilter
	L2			
	L3 *)	638AN-0166Z	1 μ 5	5CCE, TOKO Coil, PLL alignment
	L4		10 μ	Fixed Coil, axial, RF suppressor coil
	L5	7KN 113CN2K843	3u2 or 1 μ #)	TOKO Coil, PLL alignment, #) for PANIC appl.
	L6 *)	638AN-0164Z	1u0	5CCE, TOKO coil, PLL alignment
	L7	638AN-0166Z	1u5	
	L8		10 μ	Fixed Coil, axial, RF suppressor coil
	L9			
	L10	638AN-0165Z	1 μ 2	5CCE, TOKO coil, PLL alignment
	L11		1 μ 5	Fixed Coil, axial, Postfilter
	L12			
	L13			
	L14		10 μ	Fixed Coil, axial, RF suppressor coil
	L15			
	L16		2 μ	Ferrit, RF suppressor coil, axial
	L17		10 μ	Fixed coil, axial, RF suppressor coil
	FI1	5VFQ; H316LSN- 1711QCD	5.5 MHz cutoff freq.	Lowpass Antialiasingfilter, Blockfilter

TABLE 41 Crystal

Package	Part number	Value (MHz)	Specification
RW-43 Metal case	Q1	12	Parallel resonance operation

TABLE 42 Connectors

Package	Part number	Specification
7 pins, pin spacing 2.5mm	ST1	Stocko-Connector MKF 1507-1-0-707
	ST2	
	ST3	
	ST4	
	ST5	

Remarks:

*) These components can be removed in case of PANIC application.

#) Suitable components value for PANIC application.

17. Index

A	
AABB	20
Acquisition field frequency	23
AFF	23
B	
Background colour	25
BENDIC	7, 28
C	
CINE.....	21
Cine	10
COL	16
Color set	16
Compression	23
CSEL	18
CSET	25
CTI.....	10, 15, 27
E	
ECO3	7
F	
FILL.....	16, 25
Frequency selection	12, 22
FRP	16
FRS	7
H	
HWE1 fine delay	13, 25
I	
I ² C-bus	12
INIT	13, 23
Initialization	23
IPQ μ C	7, 12
L	
LFR	10, 13, 20
M	
Master receiver	12
MEM_TMS2970	19

Memory configuration	25
MOVIE	19
MPIP	10, 16
Multi-PIP	20, 21, 27
N	
Noise reduction	14, 23
NORIC	10, 28
NORIC test pattern	24
NPIP	16
NPIP_4x4	17, 21
P	
Parallel interface	27
Peaking	15, 26
Picture position	23
PIP	15, 16
PKA	26
PKF	26
PLLMID	26
PORT	19
PP	23
Progressive Scan	22
PSC	22
R	
READY	19
S	
Screen fade	14, 20, 24
Service mode	26
Set μ C port bits	24
SET_CTI	17
SET_PEAK	17
SET_TMS4C2970	25
Slave address	12
Slave receiver	12
Slave transmitter	12
SM	16, 26
SPIP	16
Split screen	14, 24
Status byte	19
Still picture	21
STP	10, 21

T	
Timing	19
TST	24
U	
UART	10, 27
UV_VALUE	17
V	
VDFL	10
VWE1 delay	17, 26
W	
WATCH	19
Y	
Y_VALUE	17
Z	
Zoom factor	23